

[Fig. 2]


Proof - 1999/11/29

Al: Truth Table of Shift Circuits A to E (Where Input of Sort

Circuit and Shift Circuit is 4 Bits)

A2: Input

A3: Output



(Fig. 3)

Al: Truth Table of Sort Circuits A to C (Where Input of Sort

Circuit is 4 Bits)

A2: Input

A3: Output

Proof - 1999/11/29

[Fig. 4]


Al: Truth Table of Sort Circuits D to F in Enable (Where Input

of 1 Bit Shift Circuit is 4 Bits)


A2: Input

A3: Output

INA I







	Ħ	
	Data	
	Where Data	
•	K	
	f Shift Circuit A	
	Shift	
	οţ	
	Truth Table of	
	Truth	
6771	A1:	

Parallel Signal Input Terminal Clock Signal Input Terminal

(Fig. 7)

nput is 16

Bits, and There are Four Shift Circuits)

Output A2: Input

Frame Detection

Shift A

24a:

22: 21:

[Fig. 9]

Al: Truth Table of Shift Circuit B (Where Data Input is 16

Bits, and There are Four Shift Circuits)

Input

A2: A3:

Shift B 24b: 24c: 24d:

Parallel Signal Output Terminal

[図8] AZ

A 1

Proof - 1999/11/29

Branch

TEX 1 0 1

31714 31715	W7	11 s	N18	3 3	171	9170	
# H H	# # # # # # # # # # # # # # # # # # #	X (1-) 4 X	X (1-) 0 X	x (1-) x	X k(-1) X	x 1(-1) x	Fig 10 A
	•		77-75間日中=1				
ы ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж ж	× × ×	K K	X e X	a r	X	x 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Fig. 108
			2710ab) / /	× *		COLUMN AS	

[Fig. 10A]

Al: Data Input

[Fig. 10B]

A2: Data Output

A3: Shift A Output


A4: Shift B Output

A5: Frame Position Signal

Proof - 1999/11/29

整理番号-S99-10-7-

【図11】



[12] Fig. 12

[Fig. 11]

1: Parallel Signal Input Terminal

2: Clock Signal Input Terminal

31: Branch

32: Frame Detection

33: Shift

34: Measurement

[Fig. 12]

Al: Truth Table of Shift Circuit (Where Data Input is 16 Bits)

A2: Input

A3: Output

Proof - 1999/11/29

.